NAND Flash Architecture and Specification Trends

Michael Abraham (mabraham@micron.com)
NAND Solutions Group Architect
Micron Technology, Inc.
Topics

• NAND Flash trends
• SSD/Enterprise application requirements
• A look to the future
NAND Process Migration: Shrinking Faster than Moore’s Law

- **Company A**  
- **Company B**  
- **Company C**  
- **Company D**

Data based on publicly available information
Memory Organization Trends

- NAND block size is increasing
  - Larger page sizes and more planes increase sequential throughput
  - More pages per block reduce die size
Process shrinks lead to fewer electrons per floating gate
ECC used to improve data retention and endurance
To adjust for increasing RBERs, ECC is increasing exponentially to achieve equivalent UBERs
Larger Page Sizes Improve Sequential Write Performance

- For a fixed page size, write throughput decreases as NAND process shrinks.
- NAND vendors increase the page size to compensate for slowing array performance.
- Write throughput decreases with more bits per cell.

![Graph showing the impact of page size on sequential programming throughput.](image-url)
More Pages Per Block Affect Random Write Performance

- The block copy time is the largest limiting factor for random write performance.
- As block copy time increases, random performance decreases:
  - Number of pages per block is the dominant factor.
  - Increase of tPROG is the next largest factor.
  - Increase in I/O transfer time due to increasing page size (effect not shown below) is also a factor.
- Some card interfaces have write timeout specs at 250ms, which means that block management algorithms manage partial blocks.
### NAND Interface Trends

<table>
<thead>
<tr>
<th>Interface Standard (x8)</th>
<th>Max Throughput (MT/s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>No standard</td>
<td>40</td>
</tr>
<tr>
<td>ONFI 1.0 NV-SDR (12/06)</td>
<td>50</td>
</tr>
<tr>
<td>ONFI 2.0 NV-DDR (2/08)</td>
<td>133</td>
</tr>
<tr>
<td>ONFI 2.1-2.3 NV-DDR (1/09, 9/09, 8/10)</td>
<td>200</td>
</tr>
<tr>
<td>Toggle Mode (not yet published)</td>
<td>200</td>
</tr>
<tr>
<td>ONFI 3.0 NV-DDR2 (3/11)</td>
<td>400</td>
</tr>
<tr>
<td>Toggle Mode 2 (not yet published)</td>
<td>400</td>
</tr>
</tbody>
</table>
The ONFI Advantage

- Supports simultaneous READ, PROGRAM, and ERASE operations on multiple die on the same chip enable since ONFI 1.0
- Only industrystandard NAND interface capable of 400 MT/sec data rate from a single die
- Two independent channels in a single package (doubles the I/O bandwidth)
- ONFI 3.0 published and available at onfi.org
SSD/Enterprise vs. Consumer Applications

SSD/Enterprise applications are different than typical consumer applications in several ways:

- Higher total system density
- More throughput required, including in random operations
- Fixed data sizes—for example, database: 4KB or 8KB
- Higher endurance/reliability requirements
- More consistent use over time
- Power within budget for parallel operations
## Meeting SSD/Enterprise Application Requirements

<table>
<thead>
<tr>
<th>Application Requirement</th>
<th>Controller</th>
<th>SSD/Enterprise Grade NAND Flash</th>
</tr>
</thead>
<tbody>
<tr>
<td>Higher system density</td>
<td>Ability to handle many NAND Flash—some controllers up to 256 die</td>
<td>Lower DPM</td>
</tr>
<tr>
<td>More throughput</td>
<td>Page-based block management, DRAM cache, Overprovisioning, More I/O channels, Faster I/O channels, Multiple ECC engines, Simultaneous operations</td>
<td>Faster I/O channel</td>
</tr>
</tbody>
</table>
### Meeting SSD/Enterprise Application Requirements, Part 2

<table>
<thead>
<tr>
<th>Application Requirement</th>
<th>Controller</th>
<th>SSD/Enterprise-grade NAND Flash</th>
</tr>
</thead>
<tbody>
<tr>
<td>Higher endurance / reliability</td>
<td>Higher ECC</td>
<td>More ECC required, Lower UBER, More endurance</td>
</tr>
<tr>
<td>More consistent use over time</td>
<td>Balanced block management to reduce write amplification</td>
<td></td>
</tr>
<tr>
<td>Power within budget for parallel operations</td>
<td>Block management throttles parallelism as needed</td>
<td>Peak power reduction</td>
</tr>
</tbody>
</table>
SSD/EnterpriseGrade NAND Flash

- Higher endurance: achieves higher endurance than consumer-grade NAND Flash
- Lower data retention at max endurance
  - No change to data retention at time 0
  - Enterprise applications tend to use NAND more consistently over its lifetime, so data retention at max cycling becomes less important and is reduced
• ECC tuned for lower UBER
  • Providing more ECC to a consumer-grade NAND Flash does not necessarily improve endurance
  • SSD/Enterprise-grade NAND Flash is tuned to improve endurance while reducing UBER, requiring more ECC

• Modest performance
  • NAND array performance is modestly slower than consumer-grade NAND Flash
  • Controller helps achieve better system throughput through more channels, faster interface speeds, overprovisioning, higher parallelism
SSD/EnterpriseGrade NAND Flash, Part 3

- Fast I/O interface
  - Allows better utilization of I/O channels—higher bandwidth
  - Immediately useful for single die read performance
  - Modest improvement for write performance with multiple die
  - Reduces I/O channels required on controller
  - Support 200 MB/s today with 400 MB/s coming
• ECC is going to continue to increase to the point that it will be a significant amount of real estate on a multichannel controller.
How to Handle Increasing ECC?

- ECC is technology dependent and typically requires a new controller to support higher levels.
- Block management and drivers aren’t technology dependent and can be updated in software/firmware.
- Solution: Move ECC to the NAND package and tightly coupled to the underlying NAND technology.
- Also covers NAND aggregation, reducing channel loading.
- Other benefits:
  - In package data copying.
  - Volume addressing allows multiple CE#s to be combined into one.
- For more benefits, see “System Benefits of EZNAND/Enhanced ClearNAND Flash” by Carla Lay in Session 305 on Thursday at 9:50 AM.
Questions?

Revisit the Micron FMS presentations at [www.micron.com/fms](http://www.micron.com/fms)
About Michael Abraham

• Architect in the NAND Solutions Group at Micron

• Covers advanced NAND and PCM interfaces and system solutions

• BS degree in Computer Engineering from Brigham Young University